


Les techniques microscopiques pour l'identification de l'origine de pertes de performance dans des cellules photovoltaïques à basse de CIS.

V. Bermúdez (1,3), C. M. Ruiz (1), E. Saucedo (3). V. Izquierdo (2), A. Pérez-Rodríguez (2)



(1) IRDEP, Institute de Recherche et Développement sur l'Energie Photovoltaïque (EDF R&D, CNRS, ENSCP), 6 Quai Watier, 78401 Chatou Cedex

(2) EME/CERMAE, Departament d'Electrònica, Universitat de Barcelona, C. Martí i Franquès 1, 08028 Barcelona, Spain

(3) NEXCIS, Z. I. 190, Av Celestin Coq, 13790 Rousset

# outline



- CISEL et ses performances
- Electric problems identification
- Microscopy helping us to understand the situation

# Who we are?

The CISEL™ project, developed at IRDEP and transferred to NEXCIS, is based on the application of ED as cost effective method in order to replace vacuum based deposition processes for the synthesis of absorber layer

“CISEL” =  $\text{CuIn}(\text{S},\text{Se})_2$  by Electrodeposition

ED precursor




“Pre industrial” demonstrator

# Focus on CISEL™ process


- CISEL™ has been developed by EDF R&D and CNRS-ENSCP (2003-2008)



- CISEL™ is one of the Copper Indium Selenium and Gallium (CIGS) thin film technologies
- CISEL™ = wafer/modules
- 4 active layers



- CISEL™ is a 7 steps process
- CISEL™ process is similar to « chips » micro electronics process (including copper electrodeposition)
- CISEL™ is a low cost process, *i.e.*  $\leq 0.70$  €/wc module manufacturing cost




Cf slide 7

## Highlights CISEL<sup>TM</sup> PV performances\*

**With  $\text{CuIn}(\text{Se}_{0.05}\text{S}_{0.95})_2$  absorber :**

- ☑  $11,4 \pm 0.5\%$  % on  $0.1 \text{ cm}^2$  : record cell
- ☑  $\langle 8.5 \pm 0.5\% \rangle$  on  $26 \text{ cm}^2$  : reproducible ( $\langle 10\% \rangle$  can be achieved)
- ☑  $\langle 8\% \rangle$  on  $30 \times 30 \text{ cm}^2$  : record, **lack of homogeneity/reproducibility**



↓  
Material and optoelectronic diagnosis of process related losses

*\* measured by means of cartography of  $0.1 \text{ cm}^2$  area cells without grid and without AR-coating*

# State of the art & Roadmap CISEL™


## CISEL™ state of the art (IRDEP)


- **Proof of concept CISEL™ materials**
  - 11,4% 0,1 cm<sup>2</sup> cell (2004)
  - 10,5% 2 cm<sup>2</sup> mini-module (2005)
  - 8-9% 2,5x2,5 cm<sup>2</sup> wafer (2007)
  - 8% 15x15cm<sup>2</sup> wafers (2004)
- **Owned by EDF & CNRS: “at cost” issues**

## NEXCIS technological issues

- To increase PV conversion efficiency to 12 %
- Control reproducibility process
- Scale-up to 30x60 and 60x120 cm<sup>2</sup> modules
- To develop a non glass light module (metallic substrate & polymer encapsulation)

## Roadmap of glass & metal CISEL™ modules





*A Mo layer is deposited*

*An CuInSe<sub>2</sub> layer is grown.*

*- Cu/In ratio will play on*

*E<sub>g</sub> and electrical properties*

*- Layer homogeneity is a key point.*

*Electrodeposited CuInSe<sub>2</sub> is sulphurized under annealing, CuIn(S,Se)<sub>2</sub>.*

*-Crystallization*



*- S content.*

*Important. Mo(S,Se)<sub>2</sub> layer formed.*


*CdS buffer deposition.*

*TCO sputtered.*


# Characterization of the CIS film, before and after annealing



## • ED phases :




## • Absorber phases :





## Annealed samples

RTA annealing in S ambient: S- rich  $\text{CuIn}(\text{S},\text{Se})_2$  polycrystalline layers



as-grown



RTP annealed


$1.44 \mu\text{m}$  CIS

$1.15 \mu\text{m}$   
Mo + S + Cu

$0.25 \mu\text{m}$  Mo




# CISEL cells

Up to six interfaces, glass, Mo, Mo(S,Se)<sub>2</sub>, CIS, CdS, i:ZnO, ZnO:Al.




- Each Interface influence is different.
- MoSe<sub>2</sub>/CIS and CdS/CIS interfaces critically control the electronic transport.
- Charge carriers are generated in absorber layer, thus electronic transport does principally consist in extraction carriers and their collection to front and rear electrodes before back recombination.
- Limited, by the absorber bulk quality, and electronic quality of the absorber related interfaces.
- After charge separation at p-n junction, recombination currents will dominate the transport, relaxing the impact of other interfaces.

# Particular case of study: differences in annealing procedure




In addition, the position of the maximum is in the range of 0.7-0.9V for the indirect RTP absorber devices and between 1.3V and 1.6V for the direct RTP, indicating that the energy barrier high depend on the RTP process. This energy barrier is smaller for the indirect RTP device




## Energie barrier: Annealing temperature

Cross-section SEM: similar changes in thicknesses of CIS/MoS<sub>2</sub>/Mo




680° C



550° C




# Energy barrier: annealing conditions




Problem in CIS/ $MoS_2$  interface?

# Influence of MoS<sub>2</sub> conductivity in cell performance (simulations)

SCAPS




	$V_{oc}$ (mV)	$J_{sc}$ (mA/cm <sup>2</sup> )	FF(%)	Eff(%)
<b>Standard cell (Theory, no defects)</b>	816	21.261	75.17	13.04
<b>Bad CIS</b>	632	20.788	55.14	7.24
<b>Bad MoS<sub>2</sub></b>	633	21.378	64.06	8.66
<b>Bad CdS</b>	776	21.485	69.88	11.65
<b>Bad CIS-β</b>	713	22.164	63.31	10.01



- Small differences on  $J_{sc}$
- Problems involving the back region give smaller values of  $V_{oc}$
- A bad doping density on the CIS layer leads to the biggest losses ( up to 22.5%)
- Also the barrier created on the back contact by the MoS<sub>2</sub> layer gives important losses (22.4%)
- CIS-β layer gives smaller losses on  $V_{oc}$  (12.6%) but the FF is more degraded than in the other cases
- The p-i-n structure created by the CdS affects minimally to the  $V_{oc}$  value

# MoS<sub>2</sub> key layer for electrical transport and mechanical stability





- MoS<sub>2</sub> c- axis orientation influences the growth kinetic, and strongly affects mechanical and electrical properties.

- Along c-axis, Van der Waal bondings between Se-Mo-Se sheets
- Perpendicular to c-axis, bonding is covalent.

} Adhesion deteriorates when MoS<sub>2</sub> forms with c-axis in average perpendicular to the Mo surface




-Moreover conductivity perpendicular to the c-axis is larger by two orders of magnitude than parallel to the c-axis

## MoS<sub>2</sub> in CISEL™ cells. No detected conductivity problem samples




HAADF and BF STEM micrographs obtained on the sample prepared by FIB. HAADF or Z-contrast shows the compositional variations, while BF-STEM enhances the polycrystalline structure of the CuIn(S,Se)<sub>2</sub> layer. Red arrows indicate the direction perpendicular to the substrate plane. Thickness of the MoS<sub>2</sub> layer oscillates from 520 to 740 nm.


MoS<sub>2</sub> in CISEL™ cells. No detected conductivity problem samples.



In all HRTEM images, red arrow indicates the direction perpendicular to the substrate plane. MoS<sub>2</sub> c-axis is found in all cases parallel to the substrate plane, thus favouring S in-diffusion during sulphurisation





MoS<sub>2</sub> in CISEL™ cells. No detected conductivity problem samples.



HRTEM images with magnified details on both sides of the MoS<sub>2</sub>/CIS interface.



In cases where the measured energy barrier is low (200-400 meV) c-axis of MoS<sub>2</sub> is oriented parallel to the surface. And thus MoS<sub>2</sub> thickness is large due to S favoured diffusion.

## MoS<sub>2</sub> in CISEL™ cells. Detected conductivity problem samples.





HAADF and BF STEM micrographs obtained on the sample prepared by FIB. HAADF or Z-contrast shows the compositional variations, while BF-STEM enhances the polycrystalline structure of the CuIn(S,Se)<sub>2</sub> layer. Red arrows indicate the direction perpendicular to the substrate plane. Thickness of MoS<sub>2</sub> layer oscillates from 50 to 80 nm (10 times thinner than previous sample)

MoS<sub>2</sub> in CISEL™ cells. Detected conductivity problem samples.




STEM micrographs suggest CIS polycrystalline layer with higher porosity

MoS<sub>2</sub> c-axis turn from parallel to perpendicular to the substrate plane at the CIS/Mo interface



## MoS<sub>2</sub> in CISEL™ cells. Detected conductivity problem samples.




HRTEM example with magnified details on both sides of the MoS<sub>2</sub>/CIS interface showing the curving of MoS<sub>2</sub> c-planes from perpendicular to parallel to the substrate plane at the CIS/Mo interface. This likely impedes S in-diffusion during sulphurisation, and limits the MoS<sub>2</sub> layer thickness.


## MoS<sub>2</sub> key layer for electrical transport and mechanical stability

- Analytical microscopy have allows us to identify the physico-chemical origine of an opto-electronic evidence.
- When the annealing procedure favours thick MoS<sub>2</sub> (larger than 10-20 nm), c-axis orientation should be parallel to substrate, otherwise electrical conductivity problems arise.
- Annealing should thus favour c-axis perpendicular, and in this case small thickness (10-20 nm) are mandatory to allow for electron tunnelling.

# Electron microscopy studies on $\text{CuIn}(\text{S},\text{Se})_2$ solar cell



10 $\mu\text{m}$



ZnO Cell 1415-1, d6

CdS

$\text{CuIn}(\text{S},\text{Se})_2$

$\text{Mo}(\text{S},\text{Se})_2$  ?

Mo

glass

Mag = 40.51 K X Pixel Size = 6.5 nm WD = 2 mm Detector = InLens Date : 22 Mar 2007



EHT = 3.00 kV 1 $\mu\text{m}$

File Name = 1415-1\_07-03-22\_08.tif : 19:55




HMI- Berlin  
Solarenergie

## Other example: electron backscatter diffraction studies














Quite large grain sizes!

Colours show that phase is identified as  $\text{CuIn}(\text{Se},\text{S})_2$  give the local orientations of the grains.



# EDX maps on cross-section samples

Cell 1415-1, d6



Data Type: Net Counts Mag: 8000 Acc. Voltage: 7.0 kV



## Acknowledgements

- ✓ The European Commission for funding the STREP project “LARCIS”, contract n°019757
- ✓ ADEME under GENESIS Project
- ✓ ANR (French National Research Funding Agency) under “Projet CISEL”
- ✓ All the members of IRDEP, and specially those devoted to CISEL project
- ✓ All partners and in particular: Enginyria i Materials Electronics, Barcelona University (A. Perez-Rodriguez, V. Izquierdo-Roca)

**THANK YOU**



# Numerical simulation for graded band gap

	$V_{oc}$ (mV)	$J_{sc}$ (mA/cm <sup>2</sup> )	FF(%)	Eff(%)
<b>CISE (2<math>\mu</math>m)</b>	<b>548</b>	<b>28.8</b>	<b>74.1</b>	<b>11.7</b>
<b>CIS (2<math>\mu</math>m)</b>	<b>768</b>	<b>21.4</b>	<b>80.2</b>	<b>13.2</b>
<b>CIS/CISE (2<math>\mu</math>m+0,1<math>\mu</math>m)</b>	<b>677</b>	<b>30.3</b>	<b>83.1</b>	<b>17.1</b>
<b>CIS/CISSe/CISE</b>	<b>893</b>	<b>27.9</b>	<b>85.6</b>	<b>21.3</b>



0.8  $\mu$ m CISe + 1.8  $\mu$ m CISSe (band gap 1.23 eV)  
+ 0.4  $\mu$ m CIS

# Graded material from $\text{CuInS}_2$ in surface to $\text{CuInSe}_2$ at bottom.



*In collaboration with A. Pérez-Rodríguez et al,  
EME (University of Barcelona) within LARCIS project*

